Please use this identifier to cite or link to this item: https://hdl.handle.net/10923/24902
Full metadata record
DC FieldValueLanguage
dc.contributor.authorJURACY, LEONARDO R.-
dc.contributor.authorAMORY, ALEXANDRE M.-
dc.contributor.authorFernando Gehm Moraes-
dc.date.accessioned2023-04-24T14:32:20Z-
dc.date.available2023-04-24T14:32:20Z-
dc.date.issued2023-
dc.identifier.issn1549-7747-
dc.identifier.urihttps://hdl.handle.net/10923/24902-
dc.language.isopt_BR-
dc.relation.ispartofIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS-
dc.rightsopenAccess-
dc.subjectCNN-
dc.subjectConvolution Hardware Accelerator-
dc.subjectPPA - power performance area analysis-
dc.titleA Comprehensive Evaluation of Convolutional Hardware Accelerators-
dc.typeArticle-
dc.date.updated2023-04-24T14:32:18Z-
dc.identifier.doiDOI:10.1109/TCSII.2022.3223925-
dc.jtitleIEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS-
dc.volume70-
dc.issue3-
dc.spage1149-
dc.epage1153-
Appears in Collections:Artigo de Periódico

Files in This Item:
File Description SizeFormat 
A_Comprehensive_Evaluation_of_Convolutional_Hardware_Accelerators.pdf1,65 MBAdobe PDFOpen
View


All Items in PUCRS Repository are protected by copyright, with all rights reserved, and are licensed under a Creative Commons Attribution-NonCommercial 4.0 International License. Read more.