Please use this identifier to cite or link to this item: https://hdl.handle.net/10923/23428
Type: conferenceObject
Title: High Level RTOS Scheduler Modeling for a Fast Design Validation
Author(s): Fabiano Passuelo Hessel
César Augusto Missio Marcon
SANTOS, TATIANA
In: <![CDATA[IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07)]]>, Brasil.
Issue Date: 2007
URI: https://hdl.handle.net/10923/23428
DOI: DOI:10.1109/ISVLSI.2007.49
ISBN: 0769528961
Appears in Collections:Apresentação em Evento

Files in This Item:
File Description SizeFormat 
High_Level_RTOS_Scheduler_Modeling_for_a_Fast_Design_Validation.pdf115,9 kBAdobe PDFOpen
View


All Items in PUCRS Repository are protected by copyright, with all rights reserved, and are licensed under a Creative Commons Attribution-NonCommercial 4.0 International License. Read more.