DC Field | Value | Language |
dc.contributor.author | Adriel Ziesemer Jr. | - |
dc.contributor.author | Ricardo Augusto da Luz Reis | - |
dc.contributor.author | Matheus Trevisan Moreira | - |
dc.contributor.author | Michel Evandro Arendt | - |
dc.contributor.author | Ney Laert Vilar Calazans | - |
dc.date.accessioned | 2019-02-12T12:04:59Z | - |
dc.date.available | 2019-02-12T12:04:59Z | - |
dc.date.issued | 2014 | - |
dc.identifier.uri | http://hdl.handle.net/10923/13969 | - |
dc.language.iso | en | - |
dc.relation.ispartof | Proceedings of the 5th LASCAS 2014, 2014, Chile. | - |
dc.rights | openAccess | - |
dc.subject | Asynchronous Circuits | - |
dc.subject | Layout Synthesis | - |
dc.subject | Asynchronous Cells | - |
dc.title | Automatic Layout Synthesis with ASTRAN Applied to Asynchronous Cells | - |
dc.type | conferenceObject | - |
dc.date.updated | 2019-02-12T12:04:58Z | - |
Appears in Collections: | Apresentação em Evento
|