Please use this identifier to cite or link to this item: https://hdl.handle.net/10923/13962
Full metadata record
DC FieldValueLanguage
dc.contributor.authorMatheus Trevisan Moreira-
dc.contributor.authorMichel Evandro Arendt-
dc.contributor.authorRicardo Aquino Guazzelli-
dc.contributor.authorNey Laert Vilar Calazans-
dc.date.accessioned2019-02-12T12:04:25Z-
dc.date.available2019-02-12T12:04:25Z-
dc.date.issued2014-
dc.identifier.urihttp://hdl.handle.net/10923/13962-
dc.language.isoen-
dc.relation.ispartofProceedings of the 20th ASYNC 2014, 2014, Alemanha.-
dc.rightsopenAccess-
dc.subjectLow Power-
dc.subjectNull Convention Logic-
dc.subjectStatic Topology-
dc.titleA New CMOS Topology for Low-Voltage Null Convention Logic Gates Design-
dc.typeconferenceObject-
dc.date.updated2019-02-12T12:04:24Z-
Appears in Collections:Apresentação em Evento

Files in This Item:
File Description SizeFormat 
A_New_CMOS_Topology_for_Low_Voltage_Null_Convention_Logic_Gates_Design.pdf1,24 MBAdobe PDFOpen
View


All Items in PUCRS Repository are protected by copyright, with all rights reserved, and are licensed under a Creative Commons Attribution-NonCommercial 4.0 International License. Read more.