Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
About
About the Institutional Repository
Use Policy
FAQs (Frequently Asked Questions)
Credits
Access Statistics
Sign on to:
My DSpace
Receive email
updates
Edit Profile
Repositório PUCRS
Search
Search:
All Repository
PUBLICAÇÕES CIENTÍFICAS
Apresentação em Evento
for
Start a new search
Add filters:
Use filters to refine the search results.
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Results 1121-1130 of 3595 (Search time: 0.002 seconds).
previous
1
...
110
111
112
113
114
115
116
...
360
next
Item hits:
Issue Date
Title
Author(s)
2015
SDDS-NCL Design: Analysis of Supply Voltage Scaling
Ricardo Aquino Guazzelli
;
Fernando Gehm Moraes
;
Ney Laert Vilar Calazans
;
Matheus Trevisan Moreira
2014
Hardening QDI Circuits Against Transient Faults Using Delay-Insensitive Maxterm Synthesis
Matheus Trevisan Moreira
;
Ricardo Aquino Guazzelli
;
Guilherme Heck
;
Ney Laert Vilar Calazans
2015
TDTB Error Detecting Latches: Timing Violation Sensitivity Analysis and Optimization
Matheus Trevisan Moreira
;
Dylan Hand
;
Peter Anthony Beerel
;
Ney Laert Vilar Calazans
2013
A Flexible Soft IP Core for Standard Implementations of Elliptic Curve Cryptography in Hardware
Bruno Fin Ferreira
;
Ney Laert Vilar Calazans
2014
Automatic Layout Synthesis with ASTRAN Applied to Asynchronous Cells
Adriel Ziesemer Jr.
;
Ricardo Augusto da Luz Reis
;
Matheus Trevisan Moreira
;
Michel Evandro Arendt
;
Ney Laert Vilar Calazans
2013
ASCEnD: A Standard Cell Library for Semi-Custom Asynchronous Design
Matheus Trevisan Moreira
;
Carlos Henrique Menezes Oliveira
;
Ney Laert Vilar Calazans
2014
A Design Flow for Physical Synthesis of Digital Cells with ASTRAN
Adriel Ziesemer Jr.
;
Ricardo Augusto da Luz Reis
;
Matheus Trevisan Moreira
;
Michel Evandro Arendt
;
Ney Laert Vilar Calazans
2013
Parity Check for m-of-n Delay Insensitive Codes
Julian José Hilgemberg Pontes
;
Ney Laert Vilar Calazans
;
Pascal Vivet
2014
Semi-custom NCL Design with Commercial EDA Frameworks: Is it Possible?
Matheus Trevisan Moreira
;
Augusto Neutzling Silva
;
Mayler Gama Alvarenga Martins
;
André Inácio Reis
;
Renato Perez Ribas
;
Ney Laert Vilar Calazans
2013
LiChEn: Automated Electrical Characterization of Asynchronous Standard Cell Libraries
Matheus Trevisan Moreira
;
Carlos Henrique Menezes Oliveira
;
Ney Laert Vilar Calazans
;
Luciano Copello Ost
Explore
Author
144
César Augusto Missio Marcon
110
Fernando Gehm Moraes
107
Ana Maria Spohr
99
Milene Selbach Silveira
93
Felipe Rech Meneguzzi
92
Avelino Francisco Zorzo
88
Cesar Augusto Fonticielha De Rose
87
Luiz Gustavo Leão Fernandes
78
Dalvan Griebler
73
Ney Laert Vilar Calazans
.
next ►
Subject
40
MPSoC - Multi-Processsor SoC
37
NOC - Redes Intra-chip
34
resistência de união
31
Nuvem Computacional (Cloud)
26
Asynchronous Circuits
25
resinas compostas
23
Virtualização
22
Gerência de recursos em máquinas ...
22
zebrafish
20
Células Solares
.
next ►
Issue Date
568
2020 - 2023
2702
2010 - 2019
323
2000 - 2009
2
1997 - 1999