Repositório PUCRS: Busca

Busca

Resultados 1111-1120 de 3595 (Tempo de busca: 0.002 Segundos).

anterior
1
...
109
110
111
112
113
114
115
...
360
próximo

Resultados em Itens:

Data de publicação	Título	Autor(es)
2017	Hardening C-elements Against Metastability	Leandro Sehnem Heck; Matheus Trevisan Moreira; Ney Laert Vilar Calazans
2015	A Path Towards Average-Case Silicon via Asynchronous Resilient Bundled-data Design	Peter Anthony Beerel; Ney Laert Vilar Calazans
2016	ASCEnD-FreePDK45: An Open Source StandardCell Library for Asynchronous Design	Carlos Henrique Menezes Oliveira; Matheus Trevisan Moreira; Ricardo Aquino Guazzelli; Ney Laert Vilar Calazans
2014	A New CMOS Topology for Low-Voltage Null Convention Logic Gates Design	Matheus Trevisan Moreira; Michel Evandro Arendt; Ricardo Aquino Guazzelli; Ney Laert Vilar Calazans
2015	Performance Optimization and Analysis of Blade Designs Under Delay Variability	Dylan Hand; Hsin-Ho Huang; Benmao Cheng; Yang Zhang; Matheus Trevisan Moreira; Melvin Breuer; Ney Laert Vilar Calazans; Peter Anthony Beerel
2017	An Algorithm for Allocating Structured Tasks in Multi-Robot Scenarios	Tulio L. Basegio; Rafael Heitor Bordini
2013	Design of NCL Gates with the ASCEnD Flow	Matheus Trevisan Moreira; Carlos Henrique Menezes Oliveira; Ricardo Cademartori Porto; Ney Laert Vilar Calazans
2014	Quasi-Delay-Insensitive Return-to-One Design	Matheus Trevisan Moreira; Ney Laert Vilar Calazans
2015	Tradeoffs Between RTO and RTZ in WCHB QDI Asynchronous Design	Matheus Trevisan Moreira; Julian José Hilgemberg Pontes; Ney Laert Vilar Calazans
2014	Automated Synthesis of Cell Libraries for Asynchronous Circuits	Matheus Trevisan Moreira; Michel Evandro Arendt; Adriel Ziesemer Jr.; Ricardo Augusto da Luz Reis; Ney Laert Vilar Calazans