Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
About
About the Institutional Repository
Use Policy
FAQs (Frequently Asked Questions)
Credits
Access Statistics
Sign on to:
My DSpace
Receive email
updates
Edit Profile
Repositório PUCRS
Search
Search:
All Repository
PUBLICAÇÕES CIENTÍFICAS
Apresentação em Evento
for
Current filters:
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Start a new search
Add filters:
Use filters to refine the search results.
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Results 11-20 of 53 (Search time: 0.005 seconds).
previous
1
2
3
4
5
...
6
next
Item hits:
Issue Date
Title
Author(s)
2015
Blade - A Timing Violation Resilient Asynchronous Template
Dylan Hand
;
Matheus Trevisan Moreira
;
Hsin-Ho Huang
;
Danlei Chen
;
Frederico Butzke
;
Zhichao Li
;
Matheus Gibiluka
;
Melvin Breuer
;
Ney Laert Vilar Calazans
;
Peter Anthony Beerel
2017
Sleep Convention Logic Isochronic Fork: an Analysis
Ricardo Aquino Guazzelli
;
Walter Lau Neto
;
Matheus Trevisan Moreira
;
Ney Laert Vilar Calazans
2016
Analysis and Design of Delay Lines for Dynamic Voltage Scaling Applications
Ramy Nagy Tadros
;
Weizhe Hua
;
Matheus Gibiluka
;
Matheus Trevisan Moreira
;
Ney Laert Vilar Calazans
;
Peter Anthony Beerel
2015
A Fine-Grained, Uniform, Energy-Efficient Delay Element for FD-SOI Technologies
Ajay Singhvi
;
Matheus Trevisan Moreira
;
Ramy Nagy Tadros
;
Ney Laert Vilar Calazans
;
Peter Anthony Beerel
2015
Analysis and Optimization of Programmable Delay Elements for 2-Phase Bundled-Data Circuits
Guilherme Heck
;
Leandro Sehnem Heck
;
Ajay Singhvi
;
Matheus Trevisan Moreira
;
Ney Laert Vilar Calazans
;
Peter Anthony Beerel
2017
Hardening C-elements Against Metastability
Leandro Sehnem Heck
;
Matheus Trevisan Moreira
;
Ney Laert Vilar Calazans
2015
A Path Towards Average-Case Silicon via Asynchronous Resilient Bundled-data Design
Peter Anthony Beerel
;
Ney Laert Vilar Calazans
2016
ASCEnD-FreePDK45: An Open Source StandardCell Library for Asynchronous Design
Carlos Henrique Menezes Oliveira
;
Matheus Trevisan Moreira
;
Ricardo Aquino Guazzelli
;
Ney Laert Vilar Calazans
2014
A New CMOS Topology for Low-Voltage Null Convention Logic Gates Design
Matheus Trevisan Moreira
;
Michel Evandro Arendt
;
Ricardo Aquino Guazzelli
;
Ney Laert Vilar Calazans
2015
Performance Optimization and Analysis of Blade Designs Under Delay Variability
Dylan Hand
;
Hsin-Ho Huang
;
Benmao Cheng
;
Yang Zhang
;
Matheus Trevisan Moreira
;
Melvin Breuer
;
Ney Laert Vilar Calazans
;
Peter Anthony Beerel
Explore
Author
29
Matheus Trevisan Moreira
9
Fernando Gehm Moraes
7
Peter Anthony Beerel
7
Ricardo Aquino Guazzelli
5
Carlos Henrique Menezes Oliveira
5
Matheus Moreira
4
César Augusto Missio Marcon
4
Guilherme Heck
4
Matheus Gibiluka
4
Michel Evandro Arendt
.
next ►
Subject
24
Asynchronous Circuits
7
asynchronous design
7
Null Convention Logic
5
C-element
5
NCL
5
QDI
5
Quasi-Delay Insensitive Circuits
5
Standard Cell
5
Standard Cell Library
4
Low Power
.
next ►
Issue Date
3
2019
4
2017
3
2016
9
2015
9
2014
11
2013
10
2012
4
2011