Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
About
About the Institutional Repository
Use Policy
FAQs (Frequently Asked Questions)
Credits
Access Statistics
Sign on to:
My DSpace
Receive email
updates
Edit Profile
Repositório PUCRS
Search
Search:
All Repository
PUBLICAÇÕES CIENTÍFICAS
Apresentação em Evento
for
Current filters:
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Start a new search
Add filters:
Use filters to refine the search results.
Title
Author
Subject
Date Issued
Equals
Contains
ID
Not Equals
Not Contains
Not ID
Results 21-29 of 29 (Search time: 0.005 seconds).
previous
1
2
3
next
Item hits:
Issue Date
Title
Author(s)
2013
ASCEnD: A Standard Cell Library for Semi-Custom Asynchronous Design
Matheus Trevisan Moreira
;
Carlos Henrique Menezes Oliveira
;
Ney Laert Vilar Calazans
2014
A Design Flow for Physical Synthesis of Digital Cells with ASTRAN
Adriel Ziesemer Jr.
;
Ricardo Augusto da Luz Reis
;
Matheus Trevisan Moreira
;
Michel Evandro Arendt
;
Ney Laert Vilar Calazans
2014
Semi-custom NCL Design with Commercial EDA Frameworks: Is it Possible?
Matheus Trevisan Moreira
;
Augusto Neutzling Silva
;
Mayler Gama Alvarenga Martins
;
André Inácio Reis
;
Renato Perez Ribas
;
Ney Laert Vilar Calazans
2013
LiChEn: Automated Electrical Characterization of Asynchronous Standard Cell Libraries
Matheus Trevisan Moreira
;
Carlos Henrique Menezes Oliveira
;
Ney Laert Vilar Calazans
;
Luciano Copello Ost
2014
Schmitt Trigger on Output Inverters of NCL Gates for Soft Error Hardening: is it Enough?
Ricardo Aquino Guazzelli
;
Guilherme Heck
;
Matheus Trevisan Moreira
;
Ney Laert Vilar Calazans
2013
NCL+: Return-to-One Null Convention Logic
Matheus Trevisan Moreira
;
Carlos Henrique Menezes Oliveira
;
Ricardo Cademartori Porto
;
Ney Laert Vilar Calazans
2013
Design of Standard-Cell Libraries for Asynchronous Circuits with the ASCEnD Flow
Matheus Trevisan Moreira
;
Ney Laert Vilar Calazans
2013
Voltage Scaling on C-Elements: A Speed, Power and Energy Efficiency Analysis
Matheus Trevisan Moreira
;
Ney Laert Vilar Calazans
2019
Pulsar: Constraining QDI Circuits Cycle Time Using Traditional EDA Tools
Marcos Luiggi Lemos Sartori
;
Rodrigo Nogueira Wuerdig
;
Matheus Trevisan Moreira
;
Ney Laert Vilar Calazans
Explore
Author
7
Ricardo Aquino Guazzelli
6
Peter Anthony Beerel
5
Carlos Henrique Menezes Oliveira
4
Matheus Gibiluka
4
Michel Evandro Arendt
3
Adriel Ziesemer Jr.
3
Dylan Hand
3
Guilherme Heck
3
Ricardo Augusto da Luz Reis
2
Ajay Singhvi
.
next ►
Subject
17
Asynchronous Circuits
7
Null Convention Logic
5
NCL
4
asynchronous design
4
C-element
4
Return-to-one
4
Standard Cell
4
Standard Cell Library
4
Voltage Scaling
3
Low Power
.
next ►
Issue Date
1
2019
3
2017
3
2016
8
2015
8
2014
6
2013