1. Repositório PUCRS

Visualizando por Autor Ney Laert Vilar Calazans

Ir a: 0-9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
o entre con las primeras letras:  
Mostrando reg. 21 a 40 de 78   ◄ anterior       siguiente ►  
Fecha de PublicaciónTítuloAutor(s)
2011Arbitration and routing impact on NoC designEdson I. Moreno; César Augusto Missio Marcon; Ney Laert Vilar Calazans, etc.
2016ASCEnD-FreePDK45: An Open Source StandardCell Library for Asynchronous DesignCarlos Henrique Menezes Oliveira; Matheus Trevisan Moreira; Ricardo Aquino Guazzelli, etc.
2013ASCEnD: A Standard Cell Library for Semi-Custom Asynchronous DesignMatheus Trevisan Moreira; Carlos Henrique Menezes Oliveira; Ney Laert Vilar Calazans
2019Asynchronous Quasi-Random Number Generator: Taking Advantage of PVT VariationsWUERDIG, RODRIGO N.; SARTORI, MARCOS L. L.; Ney Laert Vilar Calazans
2019Asynchronous Quasi-Random Number Generator: Taking Advantage of PVT VariationsWUERDIG, RODRIGO N.; SARTORI, MARCOS L. L.; Ney Laert Vilar Calazans
2014Automated Synthesis of Cell Libraries for Asynchronous CircuitsMatheus Trevisan Moreira; Michel Evandro Arendt; Adriel Ziesemer Jr., etc.
2014Automatic Layout Synthesis with ASTRAN Applied to Asynchronous CellsAdriel Ziesemer Jr.; Ricardo Augusto da Luz Reis; Matheus Trevisan Moreira, etc.
2015Blade - A Timing Violation Resilient Asynchronous TemplateDylan Hand; Matheus Trevisan Moreira; Hsin-Ho Huang, etc.
2011CAFES: A framework for intrachip application modeling and communication architecture designCésar Augusto Missio Marcon; Ney Laert Vilar Calazans; Fabiano Passuelo Hessel, etc.
2016Design and Analysis of the HF-RISC Processor Targeting Voltage Scaling ApplicationsFelipe Bortolon; Matheus Gibiluka; Sérgio Johann Filho, etc.
2005Design and Prototyping of an SDH-E1 Mapper Soft-coreCésar Augusto Missio Marcon; José Santanna Palma; Ney Laert Vilar Calazans, etc.
2013Design of NCL Gates with the ASCEnD FlowMatheus Trevisan Moreira; Carlos Henrique Menezes Oliveira; Ricardo Cademartori Porto, etc.
2013Design of Standard-Cell Libraries for Asynchronous Circuits with the ASCEnD FlowMatheus Trevisan Moreira; Ney Laert Vilar Calazans
2005Design, Validation and Prototyping of the EMS SDH STM-1 Mapper Soft-coreNey Laert Vilar Calazans; Fernando Gehm Moraes; César Augusto Missio Marcon, etc.
2001Effective Industry-Academia Cooperation in Telecom: a Method, a Case Study and Some Initial ResultsNey Laert Vilar Calazans; Fernando Gehm Moraes; César Augusto Missio Marcon, etc.
2012Electrical characterization of a C-Element with LiChEnMOREIRA, MATHEUS T.; Ney Laert Vilar Calazans
2005Energy and Latency Evaluation of NoC TopologiesKREUTZ, M.; César Augusto Missio Marcon; Carro, L., etc.
2007Evaluation of Algorithms for Low Energy Mapping onto NoCsCésar Augusto Missio Marcon; Edson I. Moreno; Ney Laert Vilar Calazans, etc.
2009Evaluation of static and dynamic task mapping algorithms in NoC-based MPSoCsCARVALHO, EWERSON; César Augusto Missio Marcon; Ney Laert Vilar Calazans, etc.
2005Exploring NoC Mapping Strategies: An Energy and Timing Aware TechniqueCésar Augusto Missio Marcon; Ney Laert Vilar Calazans; MORAES, F., etc.
Mostrando reg. 21 a 40 de 78   ◄ anterior       siguiente ►