Skip navigation
Home
Browse
Communities
& Collections
Browse Items by:
Issue Date
Author
Title
Subject
About
About the Institutional Repository
Use Policy
FAQs (Frequently Asked Questions)
Credits
Access Statistics
Sign on to:
My DSpace
Receive email
updates
Edit Profile
Repositório PUCRS
Browsing by Author Ney Laert Vilar Calazans
Skip to:
0-9
A
B
C
D
E
F
G
H
I
J
K
L
M
N
O
P
Q
R
S
T
U
V
W
X
Y
Z
or enter first few letters:
Sort by:
title
issue date
submit date
In order:
Ascending
Descending
Results/Page
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
Authors/Record:
All
1
3
5
10
15
20
25
30
35
40
45
50
Showing rec. 21 to 40 of 78
◄ previous
next ►
Issue Date
Title
Author(s)
2011
Arbitration and routing impact on NoC design
Edson I. Moreno
;
César Augusto Missio Marcon
;
Ney Laert Vilar Calazans
, et al
2016
ASCEnD-FreePDK45: An Open Source StandardCell Library for Asynchronous Design
Carlos Henrique Menezes Oliveira
;
Matheus Trevisan Moreira
;
Ricardo Aquino Guazzelli
, et al
2013
ASCEnD: A Standard Cell Library for Semi-Custom Asynchronous Design
Matheus Trevisan Moreira
;
Carlos Henrique Menezes Oliveira
;
Ney Laert Vilar Calazans
2019
Asynchronous Quasi-Random Number Generator: Taking Advantage of PVT Variations
WUERDIG, RODRIGO N.
;
SARTORI, MARCOS L. L.
;
Ney Laert Vilar Calazans
2019
Asynchronous Quasi-Random Number Generator: Taking Advantage of PVT Variations
WUERDIG, RODRIGO N.
;
SARTORI, MARCOS L. L.
;
Ney Laert Vilar Calazans
2014
Automated Synthesis of Cell Libraries for Asynchronous Circuits
Matheus Trevisan Moreira
;
Michel Evandro Arendt
;
Adriel Ziesemer Jr.
, et al
2014
Automatic Layout Synthesis with ASTRAN Applied to Asynchronous Cells
Adriel Ziesemer Jr.
;
Ricardo Augusto da Luz Reis
;
Matheus Trevisan Moreira
, et al
2015
Blade - A Timing Violation Resilient Asynchronous Template
Dylan Hand
;
Matheus Trevisan Moreira
;
Hsin-Ho Huang
, et al
2011
CAFES: A framework for intrachip application modeling and communication architecture design
César Augusto Missio Marcon
;
Ney Laert Vilar Calazans
;
Fabiano Passuelo Hessel
, et al
2016
Design and Analysis of the HF-RISC Processor Targeting Voltage Scaling Applications
Felipe Bortolon
;
Matheus Gibiluka
;
Sérgio Johann Filho
, et al
2005
Design and Prototyping of an SDH-E1 Mapper Soft-core
César Augusto Missio Marcon
;
José Santanna Palma
;
Ney Laert Vilar Calazans
, et al
2013
Design of NCL Gates with the ASCEnD Flow
Matheus Trevisan Moreira
;
Carlos Henrique Menezes Oliveira
;
Ricardo Cademartori Porto
, et al
2013
Design of Standard-Cell Libraries for Asynchronous Circuits with the ASCEnD Flow
Matheus Trevisan Moreira
;
Ney Laert Vilar Calazans
2005
Design, Validation and Prototyping of the EMS SDH STM-1 Mapper Soft-core
Ney Laert Vilar Calazans
;
Fernando Gehm Moraes
;
César Augusto Missio Marcon
, et al
2001
Effective Industry-Academia Cooperation in Telecom: a Method, a Case Study and Some Initial Results
Ney Laert Vilar Calazans
;
Fernando Gehm Moraes
;
César Augusto Missio Marcon
, et al
2012
Electrical characterization of a C-Element with LiChEn
MOREIRA, MATHEUS T.
;
Ney Laert Vilar Calazans
2005
Energy and Latency Evaluation of NoC Topologies
KREUTZ, M.
;
César Augusto Missio Marcon
;
Carro, L.
, et al
2007
Evaluation of Algorithms for Low Energy Mapping onto NoCs
César Augusto Missio Marcon
;
Edson I. Moreno
;
Ney Laert Vilar Calazans
, et al
2009
Evaluation of static and dynamic task mapping algorithms in NoC-based MPSoCs
CARVALHO, EWERSON
;
César Augusto Missio Marcon
;
Ney Laert Vilar Calazans
, et al
2005
Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique
César Augusto Missio Marcon
;
Ney Laert Vilar Calazans
;
MORAES, F.
, et al